Tagged Content
Everything on the platform tagged with risc-v.
MIPS is a San Jose-based semiconductor IP company with a 40-year heritage in RISC computing. After abandoning its own legacy architecture, MIPS reinvented itself around the open RISC-V instruction set and now builds compute subsystems for autonomous platforms across automotive, industrial, robotics, and edge AI markets. Its Atlas portfolio - spanning Sense, Think, Act, and Communicate building blocks - targets the low-latency, safety-critical demands of what the company calls Physical AI. In July 2025, GlobalFoundries announced a deal to acquire MIPS.
Sameer Wasson is the CEO of MIPS, the storied semiconductor IP company now reborn as a RISC-V pure-play targeting the physical AI era. He joined in September 2023 after 18 years at Texas Instruments, where he ran the Processors business and earlier built TI's mmWave radar franchise. MIPS is now a subsidiary of GlobalFoundries.
Frank Ferrante is the CEO of ForwardEdge ASIC, a Lockheed Martin subsidiary dedicated to advancing U.S. domestic semiconductor chip design. A 30-year veteran of the semiconductor industry, Ferrante has held leadership roles at Intel (Senior Director of Military, Aerospace and Government), Wolfspeed (VP of Worldwide Automotive Sales and Marketing), and Altera. He is a vocal advocate for U.S. advanced manufacturing policy, having advised policymakers on the CHIPS Act, SHIP, and RAMP-C initiatives. Under his leadership, ForwardEdge ASIC achieved U.S. Government Trusted IC Vendor Status in February 2026 and selected the MIPS S8200 for mission-critical autonomous platform ASICs.

Markos Georghiades is an Engineering Partner at Andreessen Horowitz's crypto division (a16z crypto), where he focuses on cryptography and core development of Jolt - a16z's open-source zero-knowledge virtual machine (zkVM). An undergraduate studying Computer Science and Mathematics at the University of Waterloo, he has co-authored multiple research breakthroughs: helping Jolt achieve a 6x throughput speedup (over 1 million RISC-V cycles/sec), enabling true zero-knowledge proofs via the NovaBlindFold technique, and implementing 64-bit proving without performance slowdown. His GitHub bio - 'sumcheck is love sumcheck is life' - says everything you need to know about where his obsessions lie.